TEXAS INSTRUMENTS

LM111, LM211, LM311

SLCS007J – SEPTEMBER 1973 – REVISED JANUARY 2017

LM111, LM211, LM311 Differential Comparators

1 Features

- Fast Response Time: 165 ns
- Strobe Capability
- Maximum Input Bias Current: 300 nA
- Maximum Input Offset Current: 70 nA
- Can Operate From Single 5-V Supply
- Available in Q-Temp Automotive
  - High-Reliability Automotive Applications
  - Configuration Control and Print Support
  - Qualification to Automotive Standards
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Desktop PCs
- Body Control Modules
- White Goods
- Building Automation
- Oscillators
- Peak Detectors

3 Description

The LM111, LM211, and LM311 devices are single high-speed voltage comparators. These devices are designed to operate from a wide range of power-supply voltages, including ±15-V supplies for operational amplifiers and 5-V supplies for logic systems. The output levels are compatible with most TTL and MOS circuits. These comparators are capable of driving lamps or relays and switching voltages up to 50 V at 50 mA. All inputs and outputs can be isolated from system ground. The outputs can drive loads referenced to ground, V_{CC+} or V_{CC-}. Offset balancing and strobe capabilities are available, and the outputs can be wire-OR connected. If the strobe is low, the output is in the off state, regardless of the differential input.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE
LMx11D	SOIC (8)	4.90 mm × 3.91 mm
LMx11DK	LCCC (20)	8.89 mm × 8.89 mm
LMx11JG	CDIP (8)	9.60 mm × 6.67 mm
LMx11P	PDIP (8)	9.81 mm × 6.35 mm
LMx11PS	SOP (8)	6.20 mm × 5.30 mm
LMx11PW	TSSOP (8)	3.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

Copyright © 2016, Texas Instruments Incorporated


Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (June 2015) to Revision J **Page**

- Changed the data sheet title From: LMx11 Quad Differential Comparators To: LM111, LM211, LM311 Differential Comparators 1
- Updated the *Applications* list 1
- Updated the *Thermal Information (8-Pin Packages)* table 5
- Changed text From: "over a −25°C to +85°C temperature range..." To: ""over a −40°C to +85°C temperature range..." in the *Overview* section.. 10
- Added text "The LM311 has a temperature range of −40°C to +125°C." to the *Overview* section..................................... 10

Changes from Revision H (August 2003) to Revision I **Page**

- Updated *Features* with Military Disclaimer. 1
- Added *Applications*, *Device Information* table, *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. No specification changes. 1

Product Folder Links: *LM111 LM211 LM311*

5 Pin Configuration and Functions

D, JG, P, PS, or PW Package
8-Pin SOIC, CDIP, PDIP, SOP or TSSOP
Top View

```
EMIT OUT [ 1      8 ] V_CC+
     IN+ [ 2      7 ] COL OUT
     IN− [ 3      6 ] BAL/STRB
   V_CC− [ 4      5 ] BALANCE
```

FK Package
20-Pin LCCC[1]
Top View

```
              NC  EMIT OUT  NC  V_CC+  NC

         NC [ 4   3   2   1   20  19   18 ] NC
        IN+ [ 5                        17 ] COL OUT
         NC [ 6                        16 ] NC
        IN− [ 7                        15 ] BAL/STRB
         NC [ 8   9   10  11  12  13   14 ] NC

              NC  V_CC−  NC  BALANCE  NC
```

(1) NC = No internal connection

Pin Functions

PIN			I/O[1]	DESCRIPTION
NAME	SOIC, CDIP, PDIP, SOP, TSSOP	LCCC		
1IN+	2	5	I	Noninverting comparator
1IN−	3	7	I	Inverting input comparator
BALANCE	5	12	I	Balance
BAL/STRB	6	15	I	Strobe
COL OUT	7	17	O	Output collector comparator
EMIT OUT	1	2	O	Output emitter comparator
V_CC−	4	10	—	Negative supply
V_CC+	8	20	—	Positive supply
NC	—	1	—	No connect (No internal connection)
		3		
		4		
		6		
		8		
		9		
		11		
		13		
		14		
		16		
		18		
		19		

(1) I = Input, O = Output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
	Supply voltage	V_{CC+}[2]		18	V
		V_{CC-}[2]		−18	
		$V_{CC+} − V_{CC-}$		36	
V_{ID}	Differential input voltage[3]			±30	V
V_I	Input voltage (either input)[2][4]			±15	V
	Voltage from emitter output to V_{CC-}			30	V
	Voltage from collector output to V_{CC-}	LM111		50	V
		LM211		50	
		LM211Q		50	
		LM311		40	
	Duration of output short circuit to ground			10	s
T_J	Operating virtual-junction temperature			150	°C
	Case temperature for 60 s	FK package		260	°C
	Lead temperature 1,6 mm (1/16 inch) from case, 10 s	J or JG package		300	°C
	Lead temperature 1,6 mm (1/16 inch) from case, 60 s	D, P, PS, or PW package		260	°C
T_{stg}	Storage temperature range		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}.
(3) Differential voltages are at IN+ with respect to IN−.
(4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or ±15 V, whichever is less.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC+} − V_{CC-}$	Supply voltage		3.5	30	V
V_I	Input voltage ($|V_{CC+}| ≤ 15$ V)		$V_{CC-} + 0.5$	$V_{CC+} − 1.5$	V
T_A	Operating free-air temperature range	LM111	−55	125	°C
		LM211	−40	85	
		LM211Q	−40	125	
		LM311	0	70	

Product Folder Links: *LM111 LM211 LM311*

6.4 Thermal Information (8-Pin Packages)

THERMAL METRIC[1]		LMx11					UNIT
		D (SOIC)	P (PDIP)	PS (SOP)	PW (TSSOP)	JG (CDIP)	
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.3	57.5	121.8	162	—	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.7	47.3	81.6	44.6	14.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.5	34.6	66.5	93	—	°C/W
ψ_{JT}	Junction-to-top characterization parameter	17.4	24.9	31.4	2.6	—	°C/W
ψ_{JB}	Junction-to-board characterization parameter	54	34.5	65.8	90.8	—	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Thermal Information (20-Pin Package)

THERMAL METRIC[1]		LMx11	UNIT
		FK (LCCC)	
		20 PINS	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	5.61	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.6 Electrical Characteristics

at specified free-air temperature, $V_{CC\pm}$ = ±15 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A[1]	LM111 LM211 LM211Q			LM311			UNIT
					MIN	TYP[2]	MAX	MIN	TYP[2]	MAX	
V_{IO}	Input offset voltage	See[3]		25°C		0.7	3		2	7.5	mV
				Full range			4			10	
I_{IO}	Input offset current	See[3]		25°C		4	10		6	50	nA
				Full range			20			70	
I_{IB}	Input bias current	1 V ≤ V_O ≤ 14 V		25°C		75	100		100	250	nA
				Full range			150			300	
$I_{IL(S)}$	Low-level strobe current[4]	$V_{(strobe)}$ = 0.3 V, V_{ID} ≤ −10 mV		25°C		−3			−3		mA
V_{ICR}	Common-mode input-voltage range[3]	Lower range		Full range		−14.7	−14.5		−14.7	−14.5	V
		Upper range			13	13.8		13	13.8		
A_{VD}	Large-signal differential-voltage amplification	5 V ≤ V_O ≤ 35 V, R_L = 1 kΩ		25°C	40	200		40	200		V/mV
I_{OH}	High-level (collector) output leakage current	$I_{(strobe)}$ = −3 mA, V_{ID} = 5 mV	V_{OH} = 35 V	25°C		0.2	10				nA
				Full range			0.5				µA
		V_{ID} = 5 mV, V_{OH} = 35 V		25°C					0.2	50	nA
V_{OL}	Low-level (collector-to-emitter) output voltage	I_{OL} = 50 mA	V_{ID} = −5 mV	25°C		0.75	1.5				V
			V_{ID} = −10 mV	25°C					0.75	1.5	
		V_{CC+} = 4.5 V, V_{CC-} = 0 V, I_{OL} = 8 mA	V_{ID} = −6 mV	Full range		0.23	0.4				
			V_{ID} = −10 mV	Full range					0.23	0.4	
$I_{CC}+$	Supply current from V_{CC+} output low	V_{ID} = −10 mV,	No load	25°C		5.1	6		5.1	7.5	mA
$I_{CC}−$	Supply current from V_{CC-} output high	V_{ID} = 10 mV,	No load	25°C		−4.1	−5		−4.1	−5	mA

(1) Unless otherwise noted, all characteristics are measured with BALANCE and BAL/STRB open and EMIT OUT grounded. Full range for LM111 is −55°C to 125°C, for LM211 is −40°C to 85°C, for LM211Q is −40°C to 125°C, and for LM311 is 0°C to 70°C.
(2) All typical values are at T_A = 25°C.
(3) The offset voltages and offset currents given are the maximum values required to drive the collector output up to 14 V or down to 1 V with a pullup resistor of 7.5 kΩ to V_{CC+}. These parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.
(4) The strobe must not be shorted to ground; it must be current driven at −3 mA to −5 mA (see Figure 18 and Figure 31).

6.7 Switching Characteristics

$V_{CC\pm}$ = ±15 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	LM111 LM211 LM211Q LM311	UNIT
		TYP	
Response time, low-to-high-level outputSee[1]	R_C = 500 Ω to 5 V, C_L = 5 pF, see [2]	115	ns
Response time, high-to-low-level outputSee[1]		165	ns

(1) The response time specified is for a 100-mV input step with 5-mV overdrive and is the interval between the input step function and the instant when the output crosses 1.4 V.
(2) The package thermal impedance is calculated in accordance with MIL-STD-883.

Product Folder Links: *LM111 LM211 LM311*

6.8 Typical Characteristics

Condition 1 is with BALANCE and BAL/STRB open.
Condition 2 is with BALANCE and BAL/STRB connected to V_{CC+}.

Figure 1. Input Offset Current vs Free-Air Temperature

Condition 1 is with BALANCE and BAL/STRB open.
Condition 2 is with BALANCE and BAL/STRB connected to V_{CC+}.

**Figure 2. Input Bias Current vs Free-Air Temperature**


Figure 3. Output Response for Various Input Overdrives

Figure 4. Output Response for Various Input Overdrives

Figure 5. Output Current and Dissipation vs Output Voltage

Figure 6. Positive Supply Current vs Positive Supply Voltage

Typical Characteristics (continued)

Figure 7. Negative Supply Current vs Negative Supply Voltage

Figure 8. Voltage Transfer Characteristics and Test Circuits

Product Folder Links: *LM111 LM211 LM311*

# 7 Parameter Measurement Information

Copyright © 2016, Texas Instruments Incorporated

**Figure 9. Collector Output Transfer Characteristic Test Circuit**

Copyright © 2016, Texas Instruments Incorporated

Figure 10. Emitter Output Transfer Characteristic Test Circuit

Copyright © 2016, Texas Instruments Incorporated

Figure 11. Test Circuit for Figure 3 and Figure 4

Copyright © 2016, Texas Instruments Incorporated

Figure 12. Test Circuit for Figure 14 and Figure 15

8 Detailed Description

8.1 Overview

The LM111, LM211 and LM311 are voltage comparators that have input currents nearly a thousand times lower than legacy standard devices. They are also designed to operate over a wider range of supply voltages: from standard ±15V op amp supplies down to the single 5-V supply used for IC logic. Their output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50 V at currents as high as 50 mA.

Both the inputs and the outputs of the LM111, LM211 or the LM311 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire ORed. The LM211 is identical to the LM111, except that its performance is specified over a −40°C to +85°C temperature range instead of −55°C to +125°C. The LM311 has a temperature range of 0°C to +70°C. The LM211Q has a temperature range of −40°C to +125°C.

8.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: *LM111 LM211 LM311*

8.3 Feature Description

LMx11 consists of a PNP input stage to sense voltages near $V_{CC−}$. It also contains balance and strobe pins for external offset adjustment or trimming.

The input stage is followed by a very high gain stage for very fast response after a voltage difference on the input pins have been sensed.

This is then followed by the output stage that consists of an open collector NPN (pulldown or low-side) transistor. Unlike most open drain comparators, this NPN output stage has an isolated emitter from $V_{CC−}$, allowing this device to set the V_{OL} output value for collector output.

8.4 Device Functional Modes

8.4.1 Voltage Comparison

The LMx11 operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.

Product Folder Links: *LM111 LM211 LM311*

9 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

9.1 Application Information

A typical LMx11 application compares a single signal to a reference or two signals against each other. Many users take advantage of the open-drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMx11 optimal for level shifting to a higher or lower voltage.

9.2 Typical Application

Copyright © 2016, Texas Instruments Incorporated

Figure 13. Zero-Crossing Detector

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

PARAMETER		MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range	−15		13	V
V_{CC+}	Positive supply voltage			15	V
$V_{CC−}$	Negative supply voltage	−15			
I_{OUT}	Output current			20	mA

9.2.2 Detailed Design Procedure

When using LMx11 in a general comparator application, determine the following:
- Input voltage range
- Minimum overdrive voltage
- Output and drive current
- Response time

9.2.2.1 Input Voltage Range

When choosing the input voltage range, consider the input common mode voltage range (V_{ICR}). Operation outside of this range can yield incorrect comparisons.

The following list describes the outcomes of some input voltage situations.

- When both IN– and IN+ are both within the common-mode range:
  - If IN– is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
  - If IN– is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- When IN– is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- When IN+ is higher than common mode and IN– is within common mode, the output is high impedance and the output transistor is not conducting
- When IN– and IN+ are both higher than common mode, the output is undefined

9.2.2.2 Minimum Overdrive Voltage

Overdrive voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). In order to make an accurate comparison the Overdrive voltage (V_{OD}) must be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 14 and Figure 15 show positive and negative response times with respect to overdrive voltage.

9.2.2.3 Output and Drive Current

Output current is determined by the pullup resistance and pullup voltage. The output current produces a output low voltage (V_{OL}) from the comparator, in which V_{OL} is proportional to the output current. Use Figure 5 to determine V_{OL} based on the output current.

The output current can also effect the transient response.

9.2.2.4 Response Time

The load capacitance (C_L), pullup resistance (R_{PULLUP}), and equivalent collector-emitter resistance (R_{CE}) levels determine the transient response. Equation 1 approximates the positive response time. Equation 2 approximates the negative response time. R_{CE} can be determine by taking the slope of Figure 5 in the linear region at the desired temperature, or by Equation 3.

$$\tau_P \cong R_{PULLUP} \times C_L \tag{1}$$

$$\tau_N \cong R_{CE} \times C_L \tag{2}$$

$$R_{CE} = \frac{V_{OL}}{I_{OUT}}$$

where

- V_{OL} is the low-level output voltage
- I_{OUT} is the output current $\tag{3}$

9.2.3 Application Curves

Figure 14. Output Response for Various Input Overdrives

Figure 15. Output Response for Various Input Overdrives

9.3 System Examples

Figure 16 through Figure 33 show various applications for the LM111, LM211, and LM311 comparators.

Copyright © 2016, Texas Instruments Incorporated

Figure 16. 100-kHz Free-Running Multivibrator

System Examples (continued)

Copyright © 2016, Texas Instruments Incorporated

If offset balancing is not used, the BALANCE and BAL/STRB pins must be unconnected. It is also acceptable to short pins together.

Figure 17. Offset Balancing

Copyright © 2016, Texas Instruments Incorporated

Do not connect strobe pin directly to ground, because the output is turned off whenever current is pulled from the strobe pin.

Figure 18. Strobing

System Examples (continued)

† Resistor values shown are for a 0- to 30-V logic swing and a 15-V threshold.
‡ May be added to control speed and reduce susceptibility to noise spikes

Copyright © 2016, Texas Instruments Incorporated

Figure 19. TTL Interface With High-Level Logic


Copyright © 2016, Texas Instruments Incorporated

Figure 20. Detector for Magnetic Transducer

Copyright © 2016, Texas Instruments Incorporated

Figure 21. 100-kHz Crystal Oscillator

Product Folder Links: *LM111 LM211 LM311*

System Examples (continued)

Copyright © 2016, Texas Instruments Incorporated

Figure 22. Comparator and Solenoid Driver

† Typical input current is 50 pA with inputs strobed off.

Copyright © 2016, Texas Instruments Incorporated

Figure 23. Strobing Both Input and Output Stages Simultaneously

Copyright © 2016, Texas Instruments Incorporated

Figure 24. Low-Voltage Adjustable Reference Supply

Copyright © 2016, Texas Instruments Incorporated

Figure 25. Zero-Crossing Detector Driving MOS Logic

System Examples (continued)

† Adjust to set clamp level

Copyright © 2016, Texas Instruments Incorporated

Figure 26. Precision Squarer

Copyright © 2016, Texas Instruments Incorporated

Figure 27. Digital Transmission Isolator

System Examples (continued)

Copyright © 2016, Texas Instruments Incorporated

Figure 28. Positive-Peak Detector

Copyright © 2016, Texas Instruments Incorporated

Figure 29. Negative-Peak Detector

Product Folder Links: *LM111 LM211 LM311*

System Examples (continued)

† R1 sets the comparison level. At comparison, the photodiode has less than 5 mV across it, decreasing dark current by an order of magnitude.

Figure 30. Precision Photodiode Comparator

‡ Transient voltage and inductive kickback protection

Figure 31. Relay Driver With Strobe

System Examples (continued)

Copyright © 2016, Texas Instruments Incorporated

Figure 32. Switching Power Amplifier

Copyright © 2016, Texas Instruments Incorporated

Figure 33. Switching Power Amplifiers

10 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can affect the common-mode range of the comparator input and create an inaccurate comparison.

11 Layout

11.1 Layout Guidelines

To create an accurate comparator application without hysteresis, maintain a stable power supply with minimized noise and glitches, which can affect the high level input common-mode voltage range. To achieve this accuracy, add a bypass capacitor between the supply voltage and ground. Place a bypass capacitor on the positive power supply and negative supply (if available).

11.2 Layout Example

Copyright © 2016, Texas Instruments Incorporated

Figure 34. LMx11 Layout Example

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM111	Click here	Click here	Click here	Click here	Click here
LM211	Click here	Click here	Click here	Click here	Click here
LM311	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — *TI Glossary*.
   This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)
JM38510/10304BPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510 /10304BPA
LM111FKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	LM111FKB
LM111JG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM111JG
LM111JGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM111JGB
LM211D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211
LM211DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211
LM211DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211
LM211DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211
LM211DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211
LM211DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211
LM211P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	LM211P
LM211PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	LM211P
LM211PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211
LM211PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211
LM211PWRE4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211
LM211PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211
LM211QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM211Q

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)
LM211QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM211Q
LM211QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM211Q
LM211QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM211Q
LM311-MWC	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85	
LM311D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311
LM311DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311
LM311DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311
LM311DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	CU SN	Level-1-260C-UNLIM	0 to 70	LM311
LM311DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311
LM311DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311
LM311P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	LM311P
LM311PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	LM311P
LM311PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311
LM311PSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311
LM311PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311
LM311PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311
LM311PWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI		
LM311PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)
LM311PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311
LM311Y	OBSOLETE	DIESALE	Y	0		TBD	Call TI	Call TI		
M38510/10304BPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510 /10304BPA

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM211 :

● Automotive: LM211-Q1

● Enhanced Product: LM211-EP

NOTE: Qualified Version Definitions:

    ● Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

    ● Enhanced Product - Supports Defense, Aerospace and Medical Applications

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM211QDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM311DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM311DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311PSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
LM311PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM211DR	SOIC	D	8	2500	367.0	367.0	35.0
LM211DR	SOIC	D	8	2500	340.5	338.1	20.6
LM211DRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM211DRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM211PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM211QDR	SOIC	D	8	2500	340.5	338.1	20.6
LM311DR	SOIC	D	8	2500	367.0	367.0	35.0
LM311DR	SOIC	D	8	2500	340.5	338.1	20.6
LM311DR	SOIC	D	8	2500	364.0	364.0	27.0
LM311DRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM311DRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM311PSR	SO	PS	8	2000	367.0	367.0	38.0
LM311PWR	TSSOP	PW	8	2000	367.0	367.0	35.0

FK (S−CQCC−N**)   LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN

NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)

$$\frac{0.020\ (0,51)}{0.010\ (0,25)}$$

$$\frac{0.020\ (0,51)}{0.010\ (0,25)}$$

$$\frac{0.080\ (2,03)}{0.064\ (1,63)}$$

$$\frac{0.055\ (1,40)}{0.045\ (1,14)}$$

$$\frac{0.045\ (1,14)}{0.035\ (0,89)}$$

$$\frac{0.028\ (0,71)}{0.022\ (0,54)}$$

0.050 (1,27)

$$\frac{0.045\ (1,14)}{0.035\ (0,89)}$$

4040140/D 01/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   This package can be hermetically sealed with a metal lid.
         D.   Falls within JEDEC MS−004

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
C

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

Pin 1
Index Area

1   4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane

0.004 (0,10)

Seating Plane

0.010 (0,25)

0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−3/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
          B.   This drawing is subject to change without notice.
          C.   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
               not exceed 0.006 (0,15) each side.
          D.   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
          E.   Reference JEDEC MS−012 variation AA.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

6x1,27

8x0,55

6x1,27

8x1,50

5,40

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

Example
Solder Mask Opening
(See Note E)

0,07

All Around

4211283−2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

PS (R-PDSO-G8)   **PLASTIC SMALL-OUTLINE PACKAGE**

4040063/C 03/03

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

6x1,27

8x0,55

6x1,27

8x1,75

7,40

7,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

Example
Non-Solder Mask Opening
(See Note E)

0,60

1,80

0,07
All Around

4212188/A   09/11

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC-7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

JG (R-GDIP-T8)   **CERAMIC DUAL-IN-LINE**

$$\frac{0.400\ (10,16)}{0.355\ (9,00)}$$

8   5

$$\frac{0.280\ (7,11)}{0.245\ (6,22)}$$

1   4

$$\frac{0.065\ (1,65)}{0.045\ (1,14)}$$

$$\frac{0.063\ (1,60)}{0.015\ (0,38)}$$

0.020 (0,51) MIN

$$\frac{0.310\ (7,87)}{0.290\ (7,37)}$$

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

$$\frac{0.023\ (0,58)}{0.015\ (0,38)}$$

0.100 (2,54)

0°–15°

$$\frac{0.014\ (0,36)}{0.008\ (0,20)}$$

4040107/C 08/96

NOTES: A. All linear dimensions are in inches (millimeters).
          B. This drawing is subject to change without notice.
          C. This package can be hermetically sealed with a ceramic lid using glass frit.
          D. Index point is provided on cap for terminal identification.
          E. Falls within MIL STD 1835 GDIP1-T8

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

P (R-PDIP-T8)   PLASTIC DUAL-IN-LINE PACKAGE

$\frac{0.400\ (10,16)}{0.355\ (9,02)}$

8   5

$\frac{0.260\ (6,60)}{0.240\ (6,10)}$

1   4

$\frac{0.070\ (1,78)}{0.045\ (1,14)}$

$\frac{0.045\ (1,14)}{0.030\ (0,76)}$

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

$\frac{0.021\ (0,53)}{0.015\ (0,38)}$

⊕ 0.010 (0,25) Ⓜ

$\frac{0.325\ (8,26)}{0.300\ (7,62)}$

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92)
MAX

4040082/E   04/2010

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Falls within JEDEC MS-001 variation BA.

6.6
6.2 TYP

A

PIN 1 ID
AREA

1

3.1
2.9
NOTE 3

4

B

4.5
4.3
NOTE 4

6X 0.65

8

2X

1.95

5

8X 0.30
0.19

⊕ 0.1 Ⓜ C AⓈ BⓈ

C

SEATING PLANE

⌒ 0.1 C

1.2 MAX

SEE DETAIL A

(0.15) TYP

0.25

GAGE PLANE

0° - 8°

0.75
0.50

0.15
0.05

DETAIL A
TYPICAL

4221848/A 02/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

8X (1.5)

8X (0.45)

1

SYMM

(R0.05)
TYP

8

SYMM

6X (0.65)

4

5

(5.8)

LAND PATTERN EXAMPLE
SCALE:10X

SOLDER MASK
OPENING

METAL

0.05 MAX
ALL AROUND

**NON SOLDER MASK
DEFINED**

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.05 MIN
ALL AROUND

**SOLDER MASK
DEFINED**

SOLDER MASK DETAILS
NOT TO SCALE

4221848/A   02/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A   02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.