

QUADRUPLE D-TYPE FLIP FLOP WITH RESET

DESCRIPTION

The M74LS175P is a semiconductor integrated circuit containing 4 positive edge-triggered D-type flip-flops with common clock input T and direct reset input $\overline{R_D}$ and discrete data inputs D.

FEATURES

- Positive edge-triggering
- Clock and direct reset inputs common to 4 circuits
- Q and \overline{Q} outputs
- Wide operating temperature range ($T_a = -20\text{~}+75^\circ\text{C}$)


APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

When T changes from low to high, the D signal immediately before the change emerges in outputs Q and \overline{Q} in accordance with the function table. By setting $\overline{R_D}$ low, all the Q and \overline{Q} outputs are set low and high, respectively, irrespective of the status of the other input signals. For use as a D-type flip-flop, $\overline{R_D}$ must be kept in high.

PIN CONFIGURATION (TOP VIEW)



Outline 16P4

FUNCTION TABLE (Note 1)


$\overline{R_D}$	T	D	Q	\overline{Q}
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q_0^0	$\overline{Q_0^0}$

Note 1 X : Irrelevant

↑ : Transition from low to high level (positive edge trigger)

Q_0^0 : Level of Q before the indicated steady-state input conditions were established.

BLOCK DIAGRAM



QUADRUPLE D-TYPE FLIP FLOP WITH RESET

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		-0.5 ~ +7	V
V_I	Input voltage		-0.5 ~ +15	V
V_O	Output voltage	High-level state	-0.5 ~ V_{CC}	V
T_{OPR}	Operating free-air ambient temperature range		-20 ~ +75	°C
T_{STG}	Storage temperature range		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
I_{OH}	High-level output current	$V_{OH} \geq 2.7\text{V}$	0	-400	μA
I_{OL}	Low-level output current	$V_{OL} \leq 0.4\text{V}$	0	4	mA
		$V_{OL} \leq 0.5\text{V}$	0	8	mA

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V_{IH}	High-level input voltage			2		V
V_{IL}	Low-level input voltage				0.8	V
V_{IC}	Input clamp voltage	$V_{CC} = 4.75\text{V}, I_{IC} = -18\text{mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = 4.75\text{V}, V_I = 0.8\text{V}$ $V_I = 2\text{V}, I_{OH} = -400\mu\text{A}$	2.7	3.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.75\text{V}$ $V_I = 0.8\text{V}, V_I = 2\text{V}$	$I_{OL} = 4\text{mA}$ $I_{OL} = 8\text{mA}$	0.25 0.35	0.4 0.5	V
I_{IH}	High-level input current	$V_{CC} = 5.25\text{V}, V_I = 2.7\text{V}$ $V_{CC} = 5.25\text{V}, V_I = 10\text{V}$			20 0.1	μA mA
I_{IL}	Low-level input current	$V_{CC} = 5.25\text{V}, V_I = 0.4\text{V}$			-0.4	mA
I_{OS}	Short-circuit output current (Note 2)	$V_{CC} = 5.25\text{V}, V_O = 0\text{V}$	-20		-100	mA
I_{CC}	Supply current	$V_{CC} = 5.25\text{V}$ (Note 3)		11	18	mA


*: All typical values are at $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$

Note 2: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with 4.5V applied to D and $\overline{R_D}$ after T is set to 0V.SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f_{max}	Maximum clock frequency	$C_L = 15\text{pF}$ (Note 4)	30	50		ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from T to Q, \overline{Q}			10	25	ns
t_{PHL}	High-to-low-level, low-to-high-level output propagation time, from $\overline{R_D}$ to Q, \overline{Q}		12	25	ns	
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from $\overline{R_D}$ to Q, \overline{Q}		15	30	ns	
t_{PHL}			19	30	ns	

Note 4: Measurement circuit




(1) The pulse generator (PG) has the following characteristics:



PRR = 1MHz, $t_r = 6\text{ns}$, $t_f = 6\text{ns}$, $t_w = 500\text{ns}$, $V_p = 3V_{P.P.}$, $Z_o = 50\Omega$.(2) C_L includes probe and jig capacitance.

QUADRUPLE D-TYPE FLIP FLOP WITH RESET**TIMING REQUIREMENTS** ($V_{CC} = 5V$, $T_a = 25^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_W(T)$	Clock input T pulse width		20	4		ns
$t_W(\bar{R}_D)$	Direct reset input pulse width		20	7		ns
$t_{SU}(D)$	Setup time high to T		20	2		ns
$t_h(D)$	Hold time high to T		5	0		ns
$t_{rec}(\bar{R}_D)$	Recovery time for direct reset input		25	5		ns

TIMING DIAGRAM (Reference level = 1.3V)

Note 5: The shaded areas indicate when the input is permitted to change for predictable output performance.

APPLICATION EXAMPLE**Timing pulse generator**


MITSUBISHI LSTTLs
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D | 6249827 0013561 3

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

