

## NTE74LS181 Integrated Circuit TTL – Arithmetic Logic Unit/Function Generator

#### **Description:**

The NTE74LS181 is an arithmetic logic unit (ALU)/function generator in a 24–Lead DIP type package that has the complexity of 75 equivalent gates on a monolithic chip. This circuit performs 16 binary arithmetic operations on two 4–bit words as shown in Tables 1 and 2. These operations are selected by the four function–select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low–level voltage to the mode control input ((M). A full carry look–ahead scheme is made available in this device for fast, simultaneous carry generation by means of two cascade–outputs (Pin15 and Pin17) for the four bits in the package. When used in conjunction with the NTE74182 or NTE74S182, full carry look–ahead circuits, high–speed arithmetic operations can be performed. The typical addition times shown in the Typical Additional Times table illustrate the little additional time required for addition of longer words when full carry look–ahead is employed.

If high speed is not of importance, a ripple–carry input  $(C_n)$  and a ripple–carry output  $(C_{n+4})$  are available. However, the ripple–carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

#### Features:

- Full Look-Ahead for High Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission–Line Effects
- Darlington Outputs Reduce Turn-Off Time
- Arithmetic Operating Modes:

Addition

Subtraction

Shift Operand A One Position

Magnitude Comparison

Plus Twelve Other Arithmetic Operations

Logic Function Modes:

Exclusive-OR

Comparator

AND, NAND, OR, NOR

Plus Ten Other Logic Operations

### 

- Note 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
- Note 2. This is the voltage between two emitters of a multiple–emitter transistor. For this circuit, this rating applies to each  $\overline{A}$  input in conjunction with inputs S2 or S3, and to each  $\overline{B}$  input in conjunction with inputs S0 or S3.

#### **Recommended Operation Conditions:**

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
High-Level Output Current (All outputs except A = B)	I <sub>OH</sub>	_	-	-400	μΑ
Low-Level Output Current	I <sub>OL</sub>	_	-	8	mA
Operating Ambient Temperature	T <sub>A</sub>	0	_	70	°C

## **Electrical Characteristics:** $(T_A = 0^{\circ} \text{ to } +70^{\circ}\text{C}, \text{ Note } 3, \text{ Note } 4 \text{ unless otherwise specified})$

Parameter	Symbol	Test Condition	ns	Min	Тур	Max	Unit
High-Level Input Voltage	$V_{IH}$			2	_	_	V
Low-Level Input Voltage	$V_{IL}$			_	-	0.8	V
Low-Level Clamp Voltage	$V_{IK}$	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18mA	_	-	-1.5	V	
High-Level Output Voltage Any Output Except A = B	V <sub>OH</sub>	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = MAX, I_{O}$	<sub>H</sub> = -400μA	2.4	3.4	_	V
High-Level Output Current A = B Output Only	Іон	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = M$	$IAX, V_{OH} = 5.5V$	_	_	100	μΑ
Low-Level Output Voltage All Outputs	V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2V, V <sub>IL</sub> = MAX	I <sub>OL</sub> = 4mA	-	0.25	0.4	V
			I <sub>OL</sub> = 8mA	_	0.35	0.5	V
Output G			I <sub>OL</sub> = 16mA	_	0.47	0.7	V
Output P			I <sub>OL</sub> = 8mA	_	0.35	0.5	V
Input Current at Max Input Voltage Mode Input	II	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5V		_	_	0.1	mA
Any A or B Input				_	-	0.3	mA
Any S Input	1			_	-	0.4	mA
Carry Input				_	-	0.5	mA
High-Level Input Current Mode Input	I <sub>IH</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V		_	_	20	μΑ
Any A or B Input	1			_	_	60	μΑ
Any S Input	1			_	-	80	μΑ
Carry Input				-	-	100	μА
Low-Level Input Current Mode Input	I <sub>IL</sub>	$V_{CC} = MAX, V_I = 0.4V$		_	_	-0.4	mA
Any A or B Input				_	_	-1.2	mA
Any S Input	1			_	_	-1.6	mA
Carry Input				_	-	-2.0	mA
Short-Circuit Output Current Any Output Except A = B	I <sub>OS</sub>	V <sub>CC</sub> = MAX, Note 5		-5	-	-42	mA
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = MAX, Note 5	Condition A	-	20	34	mA
			Condition B	_	21	37	mA

- Note 3. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
- Note 4. All typical values at  $V_{CC} = 5V$ ,  $T_A = +25$ °C.
- Note 5. Not more than one output should be shorted at a time.
- Note 6. With outputs open,  $I_{CC}$  is measured for the following conditions: A. S0 through S3, M, and  $\overline{A}$  inputs are at 4.5V, all other inputs are grounded.

  - B. S0 through S3 and M are at 4.5V, all other inputs are grounded.

# $\underline{\textbf{Switching Characteristics:}} \ \ (\textbf{V}_{CC} = 5\textbf{V}, \ \textbf{T}_{A} = +25^{\circ}\textbf{C}, \ \ \textbf{C}_{L} = 15 p\text{F}, \ \textbf{R}_{L} = 2k\Omega \ \, \text{unless otherwise specified)}$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Propagation Delay Time	t <sub>PLH</sub>		_	18	27	ns
(From C <sub>n</sub> Input to C <sub>n+4</sub> Output)	t <sub>PHL</sub>		_	13	20	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 4.5V,	_	25	38	ns
(From Any $\overline{A}$ or $\overline{B}$ Input to $C_{n+4}$ Output)	t <sub>PHL</sub>	S1 = S2 = 0V ( <del>SUM</del> Mode)	_	25	38	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 0V,	_	27	41	ns
(From Any $\overline{A}$ or $\overline{B}$ Input to $C_{n+4}$ Output)	t <sub>PHL</sub>	S1 = S2 = 4.5V (DIFF Mode)	_	27	41	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V,	_	17	26	ns
(From C <sub>n</sub> Input to Any F Output)	t <sub>PHL</sub>	(SUM or DIFF Mode)	_	13	20	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 4.5V,	_	19	29	ns
(From Any A or B Input to G Output)	t <sub>PHL</sub>	S1 = S2 = 0V ( <del>SUM</del> Mode)	_	15	23	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 0V,	_	21	32	ns
(From Any A or B Input to G Output)	t <sub>PHL</sub>	S1 = S2 = 4.5V (DIFF Mode)	_	21	32	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 4.5V,	_	20	30	ns
(From Any Ā or B Input to P Output)	t <sub>PHL</sub>	S1 = S2 = 0V ( <del>SUM</del> Mode)	_	20	30	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 0V,	_	20	30	ns
(From Any A or B Input to P Output)	t <sub>PHL</sub>	S1 = S2 = 4.5V (DIFF Mode)	_	22	33	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 4.5V,	_	21	32	ns
(From Any $\overline{A}_i$ or $\overline{B}_i$ Input to $\overline{F}_i$ Output)	t <sub>PHL</sub>	S1 = S2 = 0V ( <del>SUM</del> Mode)	_	13	20	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 0V,	_	21	32	ns
(From Any $\overline{A}_i$ or $\overline{B}_i$ Input to $\overline{F}_i$ Output)	t <sub>PHL</sub>	S1 = S2 = 4.5V (DIFF Mode)	_	21	32	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 4.5V	_	22	33	ns
(From Any $\overline{A}_i$ or $\overline{B}_i$ Input to $\overline{F}_i$ Output)	t <sub>PHL</sub>	(Logic Mode)	_	26	38	ns
Propagation Delay Time	t <sub>PLH</sub>	M = 0V, S0 = S3 = 0V,	_	33	50	ns
(From Any $\overline{A}$ or $\overline{B}$ Input to $A = B$ Output)	t <sub>PHL</sub>	S1 = S2 = 4.5V ( <del>DIFF</del> Mode)	_	41	62	ns

## **Typical Addition Times:**

	Additional Times	Packag		
Number of Bits	Using 'LS181 and '182			Carry Method Between ALU's
1 to 4	24ns	1	-	None
5 to 8	40ns	2	-	Ripple
9 to 16	44ns	3 or 4	1	Full Look-Ahead
17 to 64	68ns	5 to 16	2 to 5	Full Look-Ahead

## **Description (Cont'd):**

The NTE74LS181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

Pin Number	2	1	23	22	21	21	19	18	9	10	11	13	7	16	15	17
Active-Low Data (Table 1)	$\overline{A}_{0}$	$\overline{B}_0$	$\overline{A}_1$	B <sub>1</sub>	$\overline{A}_2$	$\overline{B}_2$	$\overline{A}_3$	$\overline{B}_3$	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	C <sub>n</sub>	C <sub>n+4</sub>	P	G
Active-High Data (Table 2)	$A_0$	B <sub>0</sub>	A <sub>1</sub>	B <sub>1</sub>	$A_2$	B <sub>2</sub>	$A_3$	B <sub>3</sub>	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	$\overline{C}_n$	$\overline{C}_{n+4}$	Χ	Υ

#### **Description (Cont'd):**

Subtraction is accomplished by 1's complement addition where the 1's complement of the substrahend is generated internally. The resultant output is A–B–1, which requires an end–around or forced carry to provide A–B.

The NTE74LS181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and b inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with  $C_n$  = H when performing this comparison. The A = B output is open–collector so that it can be wire–AND connected to give a comparison fo more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

Input C <sub>n</sub>	Output C <sub>n+4</sub>	Active-Low Data	Active-High Data		
Н	Н	A ≥ B	$A \leq B$		
Н	L	A < B	A > B		
L	Н	A > B	A < B		
L	L	$A \le B$	$A \ge B$		


This circuit has been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function–select inputs (S0, S1, S2, S3) with the mode–control input (M) at a high level to disable th internal carry. The 16 logic functions are detailed in tables 1 and 2 and include exclusive–OR, NAND, AND, NOR, and OR functions.

#### **Signal Designations:**

The NTE74LS181 together with the '182 and 'S182 can be used with the signal designations of either Figure 1 or Figure 2. The inversion indicators (O) and the bars over the terminal letter symbols (e.g.,  $\overline{C}$ ) each indicate that the associated input or output is active with respect to the selected function of the device when the input output is low. That is, a low  $\overline{C}$  means "do carry" while a high means "do not carry".

The logic functions and arithmetic operations obtained with signal designations of Figure 1 are given in Table 1; those obtained with signal designations of Figure 2 are given in Table 2.


## Figure 1:



<u>Table 1:</u>

	Solo	ction			Active-Low Data							
	Sele	CHOIL		M = H	M = L; Arithme	etic Operations						
S3	S2	S1	S0	Logic Functions	C <sub>n</sub> = L (no carry)	C <sub>n</sub> = H (with carry)						
L	L	L	L	F = Ā	F = A MINUS 1	F = A						
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB						
L	L	Н	L	$F = \overline{A} + B$	$F = A\overline{B}$ MINUS 1	$F = A\overline{B}$						
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMPL)	F = ZERO						
L	Н	L	L	$F = \overline{A + B}$	$F = A PLUS (A + \overline{B})$	$F = A PLUS (A + \overline{B}) PLUS 1$						
L	Н	L	Н	F = B	$F = AB PLUS (A + \overline{B})$	$F = AB PLUS (A + \overline{B}) PLUS 1$						
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B						
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$						
L	L	L	L	F = $\overline{A}B$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1						
Н	L	L	Н	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1						
Н	L	Н	L	F = B	$F = A\overline{B} PLUS (A + B)$	$F = A\overline{B} PLUS (A + B) PLUS 1$						
Н	L	Н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1						
Н	Н	L	L	F = 0	F = A	F = A PLUS A PLUS 1						
Н	Н	L	Н	$F = A\overline{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1						
Н	Н	Н	L	F = AB	$F = A\overline{B} PLUS A$	$F = A\overline{B} PLUS A PLUS 1$						
Н	Н	Н	Н	F = A	F = A	F = A PLUS 1						

## Figure 2:



<u>Table 2:</u>

	Solo	ction			Active-High Data	
	Sele	CHOIL		M = H	M = L; Arithme	etic Operations
S3	S2 S1		S0	Logic Functions	C	C n = L (with carry)
L	L	L	L	F = Ā	F = A	F = A PLUS 1
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	$F = \overline{A}B$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$
L	L	Н	Н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	$F = \overline{AB}$	$F = A PLUS A\overline{B}$	$F = A PLUS A\overline{B} PLUS 1$
L	Н	L	Н	$F = \overline{B}$	$F = (A + \overline{B}) PLUS A\overline{B}$	$F = (A + B) PLUS A\overline{B} PLUS 1$
L	Н	Н	L	$F = A \oplus B$	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	Н	$F = A\overline{B}$	$F = A\overline{B}$ MINUS 1	$F = A\overline{B}$
L	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B}) PLUS AB PLUS 1$
Н	L	Н	Н	F = AB	F = AB MINUS 1	F = AB
Н	Н	L	L	F = 1	F = A	F = A PLUS A PLUS 1
Н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
Н	Н	Н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$
Н	Н	Н	Н	F = A	F = A MINUS 1	F = A

## **Parameter Measurement Information:**

## **SUM** Mode Test Table

Function Inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V

Parameter	Input	Other Inpu	t Same Bit	Other Da	ta Inputs	Output	Output
Parameter	Under Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Under Test	Waveform
t <sub>PLH</sub>	Ā <sub>i</sub>	B <sub>i</sub>	None	Remaining	C <sub>n</sub>	Fi	In-Phase
t <sub>PHL</sub>				$\overline{A}$ and $\overline{B}$			
t <sub>PLH</sub>	B <sub>i</sub>	Ā <sub>i</sub>	None	Remaining	C <sub>n</sub>	Fi	In-Phase
t <sub>PHL</sub>	1			$\overline{A}$ and $\overline{B}$			
t <sub>PLH</sub>	Āi	B <sub>i</sub>	None	None	Remaining	P	In-Phase
t <sub>PHL</sub>	1				A and B, C <sub>n</sub>		
t <sub>PLH</sub>	B <sub>i</sub>	Āi	None	None	Remaining	P	In-Phase
t <sub>PHL</sub>	1				$\overline{A}$ and $\overline{B}$ , $C_n$		
t <sub>PLH</sub>	Ā <sub>i</sub>	None	B <sub>i</sub>	Remaining	Remaining	G	In-Phase
t <sub>PHL</sub>	1			B	$\overline{A}$ , $C_n$		
t <sub>PLH</sub>	B <sub>i</sub>	None	Ā	Remaining	Remaining	G	In-Phase
t <sub>PHL</sub>	1			B	$\overline{A}$ , $C_n$		
t <sub>PLH</sub>	C <sub>n</sub>	None	None	All Ā	All B	Any F	In-Phase
t <sub>PHL</sub>	1					or C <sub>n+4</sub>	
t <sub>PLH</sub>	Āi	None	B <sub>i</sub>	Remaining	Remaining	C <sub>n+4</sub>	Out-of-Phase
t <sub>PHL</sub>	1			B	$\overline{A}$ , $C_n$		
t <sub>PLH</sub>	B <sub>i</sub>	None	Āi	Rem <u>a</u> ining	Remaining	C <sub>n+4</sub>	Out-of-Phase
t <sub>PHL</sub>				B	$\overline{A}$ , $C_n$		

## **DIFF** Mode Test Table

Function Inputs: S1 = S2 = 4.5V, S0 = S3 = M = 0V

	•	<u>'</u>	uts. 01 = 02				1
Parameter	Input	_	it Same Bit		ta Inputs	Output	Output
i urumotor	Under Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Under Test	Waveform
t <sub>PLH</sub>	Ā <sub>i</sub>	None	B <sub>i</sub>	Rem <u>a</u> ining	Remaining	Fi	In-Phase
t <sub>PHL</sub>	1			Ā	B̄, C <sub>n</sub>		
t <sub>PLH</sub>	B <sub>i</sub>	Ā <sub>i</sub>	None	Remaining	Remaining	Fi	Out-of-Phase
t <sub>PHL</sub>	1			Ā	B̄, C <sub>n</sub>		
t <sub>PLH</sub>	Ā <sub>i</sub>	None	B <sub>i</sub>	None	Remaining	P	In-Phase
t <sub>PHL</sub>	1				$\overline{A}$ and $\overline{B}$ , $C_n$		
t <sub>PLH</sub>	B <sub>i</sub>	Ā <sub>i</sub>	None	None	Remaining	P	Out-of-Phase
t <sub>PHL</sub>	1				$\overline{A}$ and $\overline{B}$ , $C_n$		
t <sub>PLH</sub>	Ā <sub>i</sub>	B <sub>i</sub>	None	None	Remaining	G	In-Phase
t <sub>PHL</sub>	1				$\overline{A}$ and $\overline{B}$ , $C_n$		
t <sub>PLH</sub>	B <sub>i</sub>	None	Ā <sub>i</sub>	None	Remaining	G	Out-of-Phase
t <sub>PHL</sub>					$\overline{A}$ and $\overline{B}$ , $C_n$		
t <sub>PLH</sub>	Ā <sub>i</sub>	None	B <sub>i</sub>	Remaining	Remaining	A = B	In-Phase
t <sub>PHL</sub>	1			Ā	B̄, C <sub>n</sub>		
t <sub>PLH</sub>	B <sub>i</sub>	Ā <sub>i</sub>	None	Remaining	Remaining	A = B	Out-of-Phase
t <sub>PHL</sub>	1			Ā	B̄, C <sub>n</sub>		
t <sub>PLH</sub>	C <sub>n</sub>	None	None	All A and B	None	C <sub>n+4</sub> _	In-Phase
t <sub>PHL</sub>	1					or Any F	
t <sub>PLH</sub>	Ā <sub>i</sub>	B <sub>i</sub>	None	None	Remaining	C <sub>n+4</sub>	Out-of-Phase
t <sub>PHL</sub>	]				$\overline{A}$ , $\overline{B}$ , $C_n$		
$t_PLH$	B <sub>i</sub>	None	Ā <sub>i</sub>	None	Remaining	C <sub>n+4</sub>	In-Phase
t <sub>PHL</sub>	1				$\overline{A}$ , $\overline{B}$ , $C_n$		

#### Parameter Measurement Information (Cont'd):

### **Logic Mode Test Table**

Function Inputs: S1 = S2 = M = 4.5V, S0 = S3 = 0V

Parameter	Input	Other Inpu	t Same Bit	Other Da	ta Inputs	Output	Output	
Parameter	Under Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Under Test	Waveform	
t <sub>PLH</sub>	Āi	B̄ <sub>i</sub>	None	None	Remaining	Fi	Out-of-Phase	
t <sub>PHL</sub>					$\overline{A}$ and $\overline{B}$ , $C_n$			
t <sub>PLH</sub>	B <sub>i</sub>	Ā	None	None	Remaining	Fi	Out-of-Phase	
t <sub>PHL</sub>					$\overline{A}$ and $\overline{B}$ , $C_n$			

