- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain a single 8-input NAND gate.

The SN5430, SN54LS30, and SN54S30 are characterized for operation over the full military range of -55 °C to 125 °C. The SN7430, SN74LS30, and SN74S30 are characterized for operation from 0 °C to 70 °C.

#### FUNCTION TABLE

INPUTS A THRU H	OUTPUT Y
All inputs H	L
One or more inputs L	н


#### logic diagram



#### positive logic

$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} \quad \text{or}$$
$$Y = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{F} + \overline{F} + \overline{G} + \overline{H}$$

logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN5430 J PACKAGE
SN54LS30, SN54S30 J OR W PACKAGE
SN7430 N PACKAGE
SN74LS30, SN74S30 D OR N PACKAGE
(TOP VIEW)

A [] B []2 C []3 D []4 E []5 F []6	14 VCC 13 NC 12 H 11 G 10 NC 9 NC
F 🗍 6	9Д №С
	8 T Y

	W PACKAGE OP VIEW)
NC []	
A 2	13 NC
в 🖾 з	12 Y
Vcc □₄	
C 🗆 5	10 H

D 🗍 6	9 🗍 G
E [] 7	8 F


#### SN54LS30, SN54S30 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### SN5430, SN54LS30, SN54S30 SN7430, SN74LS30, SN74S30 8-INPUT POSITIVE-NAND GATES SDLS099 - DECEMBER 1983 - REVISED MARCH 1988

### schematics (each gate)



Resistor values shown are nominal.



# SN5430, SN54LS30, SN54S30 SN7430, SN74LS30, SN74S30 8-INPUT PÓSITIVE-NAND GATES

SDLS099 - DECEMBER 1983 - REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	. 7 V
nput voltage	5.5 V
Dperating free-air temperature range: SN5430	25°C
SN7430 0°C to	70°C
Storage temperature range $\dots \dots \dots$	50°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN5430	)		UNIT				
		MIN	NOM	MAX	MIN	NOM	мах	UNIT		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V		
ViH	High-level input voltage	2			2			v		
VIL	Low-level input voltage			0.8			0.8	v		
юн	High-level output current			- 0.4			- 0.4	mA		
IOL	Low-level output current			16			16	mA		
т <sub>А</sub>	Operating free-air temperature	- 55		125	0		70	°c		

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN5430			SN7430			
PARAMETER		TEST CONDITIONS T		TYP‡	мах	MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = MIN,	l <sub>l</sub> = – 12 mA			- 1.5			- 1.5	V	
VOH	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V, 1 <sub>OH</sub> = - 0.4 mA	2.4	3.4		2.4	3.4		V	
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V	
4	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1			1	mA	
ін	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V			40			40	μA	
կլ	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			- 1.6			- 1.6	mA	
IOS§	V <sub>CC</sub> = MAX		- 20		- 55	- 18		- 55	mA	
ICCH	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0		. 1	2		1	2	mA	
1CCL	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 4.5 V		3	6		3	6	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§ Not more than one output should be shorted at a time.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAN	METER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	түр	MAX	UNIT	
tPLI	н						13	22	ns
tрн	L	Апу		R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF		8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



# SN5430, SN54LS30, SN54S30 SN7430, SN74LS30, SN74S30 8-INPUT POSITIVE-NAND GATES

SDLS099 – DECEMBER 1983 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) 7 V	/
Input voltage	/
Operating free-air temperature range: SN54LS30	2
SN74LS30	
Storage temperature range	2

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN54LS	30		UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
юн	High-level output current			- 0.4			- 0.4	mA
IOL	Low-level output current			4			8	mA
Τ <sub>A</sub>	Operating free-air temperature	- 55		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS T				UNIT				
PARAMETER				MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	l <sub>l</sub> = — 18 mA				- 1.5			- 1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN,	VIL = MAX,	l <sub>OH</sub> = - 0.4 mA	2.5	3.4		2.7	3.4		v
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	l <sub>OL</sub> ≡ 4 mA		0.25	0.4			0.4	- ~
VOL	V <sub>CC</sub> = MIN,	V <sub>1H</sub> = 2 V,	i <sub>OL</sub> = 8 mA					0.25	0.5	
ly ly	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA
ίн	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V	· · · · · · · · · · · · · · · · · · ·			20			20	μA
IIL.	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA
IOS§	V <sub>CC</sub> = MAX			- 20		- 100	- 20		- 100	mA
Іссн	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0			0.35	0.5		0.35	0.5	mA
ICCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			0.6	.1.1		0.6	1.1	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25<sup>o</sup>C

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	мах	UNIT
<sup>t</sup> PLH	<b>A b v</b>	v	$R_1 = 2 k \Omega$ , $C_1 = 15 pF$		8	15	ns
<sup>t</sup> PHL	Any	т	R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 15 pF		13	20	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



# SN5430, SN54LS30, SN54S30 SN7430, SN74LS30, SN74S30 8-INPUT PÓSITIVE-NAND GATES

SDLS099 - DECEMBER 1983 - REVISED MARCH 1988

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	
Operating free-air temperature range: SN54S30	-55°C to 125°C
SN74S30	
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN54S30			SN74S30			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	v	
VIН	High-level input voltage	2			2			v	
VIL	Low-level input voltage			0.8			0.8	v	
юн	High-level output current			- 1			- 1	mA	
IOL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	55		125	0		70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		7507 004017	ione t		SN54S3	0		SN74S	30	UNIT
PARAMETER		TEST CONDIT	IONSI	MIN	TYP‡	MAX	MIN	TYP‡	МАХ	
VIK	V <sub>CC</sub> = MIN,	1 <sub>1</sub> = -18 mA				-1.2			-1.2	v
∨он	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,	1 <sub>OH</sub> = - 1 mA	2.5	3.4		2.7	3.4		v
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	1 <sub>OL</sub> = 20 mA			0.5			0.5	v
· 1	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
Чн	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				50			50	μA
Ι <sub>ΙL</sub>	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V				-2			-2	mA
I <sub>OS</sub> §	V <sub>CC</sub> = MAX			-40		-100	-40		-100	mA
ICCH	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0			3	5		3	5	mA
1CCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			5.5	10		5.5	10	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	түр	MAX	UNIT
tPLH			R <sub>L</sub> = 280 Ω,	CL = 15 pF		4	6	ns
<sup>t</sup> PHL			n 200 32, 0			4.5	7	ns
tPLH	Any				5.5			ns
<sup>t</sup> PHL			$R_{L} = 280 \Omega$ ,	С <sub>L</sub> = 50 рF		6.5		ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





10-Jun-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)
5962-9679201Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9679201Q2A SNJ54S 30FK
5962-9679201QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9679201QC A SNJ54S30J
5962-9679201QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9679201QC A SNJ54S30J
5962-9679201QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9679201QD A SNJ54S30W
5962-9679201QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9679201QD A SNJ54S30W
JM38510/30009B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30009B2A
JM38510/30009B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30009B2A
JM38510/30009BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BCA
JM38510/30009BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BCA
JM38510/30009BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BDA
JM38510/30009BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BDA
JM38510/30009SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SCA
JM38510/30009SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SCA
JM38510/30009SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SDA



# PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)
JM38510/30009SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SDA
M38510/30009B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30009B2A
M38510/30009B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30009B2A
M38510/30009BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BCA
M38510/30009BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BCA
M38510/30009BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BDA
M38510/30009BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009BDA
M38510/30009SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SCA
M38510/30009SCA	ACTIVE	CDIP	J	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SCA
M38510/30009SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SDA
M38510/30009SDA	ACTIVE	CFP	W	14	25	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30009SDA
SN5430J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN5430J
SN5430J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN5430J
SN54LS30J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS30J
SN54LS30J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS30J
SN54S30J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S30J
SN54S30J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S30J
SN7430N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70	
SN7430N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70	
SN74LS30D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS30



# PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)
SN74LS30D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS30
SN74LS30DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS30
SN74LS30DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS30
SN74LS30DR ACTIVE SOIC D 14 25		2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS30			
SN74LS30DR	SN74LS30DR ACTIVE SOIC D 14 2500		2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS30		
SN74LS30J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70	
SN74LS30J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70	
SN74LS30N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS30N
SN74LS30N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS30N
SN74LS30N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70	
SN74LS30N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70	
SN74LS30NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS30N
SN74LS30NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS30N
SN74LS30NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS30
SN74LS30NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS30
SN74S30D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	
SN74S30D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	
SN74S30DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	
SN74S30DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	
SN74S30J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70	
SN74S30J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70	
SN74S30N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70	
SN74S30N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI	0 to 70	



# PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)
SNJ5430J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5430J
SNJ5430J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5430J
SNJ5430W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5430W
SNJ5430W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ5430W
SNJ54LS30FK	ACTIVE	ACTIVE      LCCC      FK      20      1      TBD      POST-PLATE      N / A for Pkg Type      -55 to 125		-55 to 125	SNJ54LS 30FK					
SNJ54LS30FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 30FK
SNJ54LS30J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS30J
SNJ54LS30J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS30J
SNJ54LS30W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS30W
SNJ54LS30W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS30W
SNJ54S30FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9679201Q2A SNJ54S 30FK
SNJ54S30FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9679201Q2A SNJ54S 30FK
SNJ54S30J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9679201QC A SNJ54S30J
SNJ54S30J	ACTIVE	CDIP	CDIP      J      14      1      TBD      A42      N / A for Pkg Type      -55 to 125		-55 to 125	5962-9679201QC A SNJ54S30J				
SNJ54S30W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9679201QD A SNJ54S30W
SNJ54S30W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9679201QD A SNJ54S30W



www.ti.com

10-Jun-2014

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5430, SN54LS30, SN54LS30-SP, SN54S30, SN7430, SN74LS30, SN74S30 :

• Catalog: SN7430, SN74LS30, SN54LS30, SN74S30

• Military: SN5430, SN54LS30, SN54S30



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Jun-2014

#### • Space: SN54LS30-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS30DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS30NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS30DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS30NSR	SO	NS	14	2000	367.0	367.0	38.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated